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We present a new process for fabricating vertical NbN–MgO–NbN Josephson junctions using
self-aligned silicon nitride spacers. It allows for a wide range of junction areas from 0.02 µm2
to several 100 µm2. At the same time, it is suited for the implementation of complex mi-
crowave circuits with transmission line impedances ranging from < 1Ω to > 1 kΩ. The
constituent thin films and the finished junctions are characterized. The latter are shown to
have high gap voltages (> 4 mV) and low sub-gap leakage currents.
I. INTRODUCTION
Josephson junctions (JJ) are the key nonlinear ele-
ment used in superconducting circuits1–3. In applications
where large critical currents are needed, typically Nb–
Al2O3–Nb, NbN–MgO–NbN or NbN–TaN–NbN junc-
tions are used. This is the case for superconducting
quantum interference device (SQUID) magnetometers3,
Josephson mixers4 or rapid single flux quantum (RSFQ)
logic circuits5. The high critical temperature and large
superconducting gap of Nb and NbN enable these de-
vices to operate at liquid helium temperatures (4 K) and
up to very high frequencies (above 1 THz for NbN). Such
junctions are typically fabricated by first depositing the
junction stack and then etching a pillar from it. The
main difficulty is to contact the top of this pillar without
short-circuiting it to the bottom layer. Common solu-
tions to this problem, such as an additional insulating
layer that is etched away above the pillar or anodic ox-
idation of Nb usually limit the minimum junction area
to approximately 1µm26–9. This results in high critical
currents and large shunting capacitances.
However, certain superconducting quantum circuits,
such as Josephson qubits and Josephson photonic de-
vices, require these quantities to be small. Because of
this, it is much more common to use Al–Al2O3–Al junc-
tions, which can be fabricated using shadow angle evap-
oration; a technique allowing for very small Josephson
junction sizes down to 0.01 µm2 or less10,11. The down-
side of this approach is that the low gap of Aluminum sets
an ultimate limit for the fabricated devices in operation
frequency (below 100 GHz) as well as temperature.
Here, we report on a fabrication process able to si-
multaneously obtain NbN–MgO–NbN junctions with sur-
face areas as small as 0.02 µm2 and as large as several
100 µm2. This marks an important step towards bring-
ing the advantages of NbN–MgO–NbN junctions to quan-
tum circuits that were so far limited to Al junctions and
opens the possibility for such circuits to operate at much
higher frequencies. It is particularly useful for the field
of Josephson photonics12–16, which requires small junc-
tions and could provide devices like quantum microwave
sources and amplifiers able to function up to the gap fre-
quency of the superconductor.
The presented NbN junction fabrication process also
enables us to implement very versatile passive microwave
circuits at no extra cost. The large kinetic inductance
of NbN can be used to design high impedance circuit
elements, which are useful for many quantum circuits in
general and Josephson photonics in particular.
II. FABRICATION OF JOSEPHSON JUNCTIONS
The NbN thin films are prepared by DC magnetron
sputtering on Si(500 µm):SiO2(500 nm) substrates. After
cleaning the wafers by back-sputtering in the deposition
chamber, a 20 nm magnesium oxide (MgO) buffer layer
is added as etch stop and to improve the superconduct-
ing properties of the NbN film. This is followed by the
deposition of an NbN(10 nm):MgO(4 nm):NbN(190 nm)
stack (hereafter called the trilayer)17. The NbN is DC
magnetron sputtered from an Nb target in an atmo-
sphere of Ar and N2 (see supplementary information for
detailed process parameters). Scanning electron micro-
scope images of cuts through the produced NbN films
show them to be columnar with an average column di-
ameter of ≈ 20 nm.
The aspect ratio imposed by the thickness of the de-
posited layers and the lateral junction sizes calls for very
directional etch processes. We have developed several dry
etch recipes on an Oxford ICP Plasmalab100 reactive ion
etcher. During the etch, NbN is attacked both chemi-
cally, with SF6, as well as mechanically with Ar. A mod-
erate platen power generates an auto-polarization voltage
of ≈ 190 V accelerating the ions towards the sample and
makes the etch more directional. Moreover, CH2F2 is
added to the mixture, with the effect of polymerizing the
exposed surface of the NbN film, making it less sensi-
tive to the chemical etch. While in the vertical direction
the Ar bombardment constantly ablates the polymer film
and leaves the surface exposed to the chemical etch, the
sidewalls of steps and trenches stay protected, prevent-
ing any underetch and assure smooth and steep sidewalls
(see Fig. 1).
The MgO-barrier is etched purely mechanically with
an argon plasma. MgO is insensitive to the NbN etch
described above, allowing us to use the buffer and bar-
rier layers as effective etch stops, despite their very small
thickness. Consequently the NbN etch can run longer
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Figure 1. Sample fabrication: (a) The different steps of the
fabrication process. First the NbN-MgO-NbN trilayer is sput-
tered (1) and etched (2) using a Ti:Pt hard mask. Then a
dielectric layer is deposited conformally by chemical vapor
deposition (3) and etched directionally (using a Ti:Pt hard
mask) to leave spacers passivating the trilayer sidewalls (4).
Finally a counter electrode layer is deposited (5) and etched
down to the junction barrier (6). (b) Finished 150 nm×150 nm
junction defined by EBL with a Ti:Pt hard mask still in place.
to counteract inhomogeneities in deposition and etching
rate across the wafer.
During the entire fabrication process described below
optical lithography (OL) and electron beam lithography
(EBL) steps are combined in order to be able to define
small structures with high precision, while keeping the
processing times for bigger structures such as coplanar
waveguide (CPW) transmission lines18 low. The follow-
ing description will, however, focus on the elaboration
of a single small Josephson junction and thus disregards
some of the OL steps.
To begin with, a step is etched into the trilayer using
an EBL defined Ti(10 nm):Pt(60 nm) hard-mask (Fig. 1),
which is subsequently removed with an Ar plasma. Next,
the entire wafer is coated with a 300 nm thick film of
Si3N4 by chemical vapor deposition. A 10 nm thick layer
of MgO is deposited on top of the SiN in order to protect
it from overetching during some of the following fabri-
cation steps. An optical lithography step is carried out
defining regions where the dielectric will be etched. The
entire junction lies in such an area. First, the MgO in
these areas is removed by a dip in 1 % acetic acid. We
then perform a directional dry-etch of the SiN, similar
to the one developed for NbN. The vertical thickness of
the dielectric at the step is considerably bigger than else-
where. Hence, it can be etched away on all flat surfaces
while leaving behind a self-aligned spacer protecting the
side of the trilayer (Fig. 1).
Finally, after a back-sputtering step, the NbN counter-
electrode (≈ 350 nm) is deposited. Another EBL defined
hard-mask protects an area in the shape of a finger over-
lapping with the step. Once the unprotected areas are
etched down all the way to the MgO tunneling barrier,
this finger forms the vertical Josephson junction shown
in Fig. 1 (see supplementary material for details of the
etch recipes).
III. SIMULTANEOUS IMPLEMENTATION OF PASSIVE
ELEMENTS
The fabrication steps used to implement the junction
enable us to simultaneously fabricate very versatile pas-
sive microwave circuits on the same chip. In particular,
the process allows for various types of transmission lines:
A line defined in the counter-electrode layer on top of
the SiN forms a microstrip line together with the ground
plane given by the trilayer. This case is ideal for low-
impedance transmission lines (we estimate 65Ω for 1 µm
wide lines, down to < 1Ω for 100 µm wide lines. How-
ever, these impedances depend critically on the exact di-
electric thickness and, because of high kinetic inductance
fractions around 0.8, on the NbN material properties.
Coplanar wave guide (CPW) geometries using the full
thickness of the trilayer can be tuned for transmission line
impedances between 20Ω and 150Ω16. This impedance
and propagation speed are accurately controlled by lat-
eral geometry because kinetic inductance fractions are
low (< 0.25 except for extreme geometries) and the sub-
strate dielectric constant is well known. For even higher
impedances, the dielectric on top of the CPW center
conductor can be removed before the counter-electrode
etch step. As a result, the upper part of the trilayer is
etched away during this step, thinning down the cen-
ter conductor to 10 nm like in the junction area (see
Fig. 1). For such thin layers the NbN kinetic inductance
is dominating and leads to characteristic impedances of
up to 3.5 kΩ for a 1µm wide wire. In areas where the
SiN dielectric layer is not etched, it separates the tri-
layer and the counter-electrode, allowing for straightfor-
ward implementation of parallel plate capacitors. Where
needed, holes can be etched in the dielectric to provide
vias connecting the two layers. This enables us to fabri-
cate crossovers between the ground planes of the CPW
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Figure 2. Square resistance as a function of temperature for
the different layers of our process. Arrows indicate on which
resistance scale the data is plotted. The temperature curves
of lower, trilayer and counter electrode layers give a critical
temperature of respectively 8.8, 14.7 and 15.5 K and we esti-
mate their surface inductances Lkin, to be, respectively, 300,
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Figure 3. Typical current voltage characteristics. The curve
shows the data for a SQUID consisting of two parallel Joseph-
son junctions with dimensions of 150 nm× 150 nm.
transmission lines, thus effectively eliminating parasitic
modes19–22.
IV. PROPERTIES OF THE FABRICATED FILMS AND
JUNCTIONS
Temperature dependent resistance measurements of
the deposited layers were performed in a commercial
physical property measurement system (PPMS) (see
Fig. 2).
We calculate the value of the kinetic inductance Lkin,
from the square resistances R (taken at 20 K) of the
film, its thickness d and the superconducting gap ∆ es-
timated from the critical temperature, according to23,24
Lkin, = µ0λcoth (d/λ). Here λ = (~Rd/(µ0pi∆))1/2
is the London penetration depth of a local superconduc-
tor in the low temperature limit kBT  ∆25,26. For the
bottom layer d  λ so that Lkin, ≈ ~R/(pi∆) can be
estimated without knowing the exact film thickness.
A typical current-voltage characteristic of a supercon-
ducting interference device (SQUID) consisting of two
parallel junctions with a total area of 0.04 µm2 (squares
of 150 nm side-length) measured at 4.2 K is shown in
Fig. 3. The gap voltage Vgap can be defined as the
voltage at the steepest part of the curve, where dI/dV
is maximized27. Here, Vgap = 4.15 mV correspond-
ing to an emission frequency of ≈ 1 THz in the frame-
work of Josephson photonics12,16,28. A normal state
resistance RN ≈ 1.5 MΩ can be extracted from the
same curve far above Vgap at 7 mV. Together with
the Ambegaokar-Baratoff formula at zero temperature29
IcRN = pi∆(0)/2e and the relation 2∆ = eVgap we can
evaluate the theoretical critical current at zero temper-
ature to be ≈ 2.2 nA. The critical current density is
≈ 5.5 A cm−2. Note that, even though our junctions
are optimized for low critical current densities, Jc can
easily be increased by several orders of magnitude with
this deposition process17. The current branch of the
IV in Fig. 3 is not visible, because the associated en-
ergy scale29 EJ = Φ0Ic/(2pi) ≈ 4.5 µeV, where Φ0 is
the magnetic flux quantum, is much smaller than the
thermal energy at 4.2 K (kBT ≈ 360 µeV). The ”knee”
in the current-voltage characteristic is usually associated
with the formation of a thin normal metal layer close to
the junction barrier and has frequently been observed in
NbN–MgO–NbN Josephson junctions30–32.
In the context of this work we took particular interest in
minimizing the leakage current under the gap16. In order
to quantify the subgap leakage we compare the resistance
under the gap (RS) at 3 mV to RN. A linear fit of the
current voltage characteristic in Fig 3 between −3 mV
and 3 mV gives RS ≈ 80 MΩ leading to RN/RS < 0.02.
While the measured gap voltage on this specific sample is
lower than the best values reported in the literature, the
subgap resistance is comparable to the numbers achieved
in other groups27,32,33. In particular, it should be pointed
out that the smallest NbN–MgO–NbN tunnel junctions
found in the literature have surface areas around 0.1µm2,
several times bigger than the junction presented here,
while showing considerably more subgap leakage27,34,35.
V. POSSIBLE VARIATIONS
The current process is not suitable for applications re-
quiring resonators with very high quality factors, such
as circuit QED. CPW resonators realized with this
process16 typically have intrinsic quality factors of 104.
We attribute this low value to dielectric loss in the MgO
and SiO2 buffer layers. We expect a significant increase
of this value by omitting the MgO buffer layers and us-
ing sapphire substrates instead. The latter allow to di-
rectly grow high quality NbN films without buffer layer
and provide a good etch stop. If transmission lines with
higher impedances are needed, the thickness of the lower
NbN layer can be reduced. Replacing the silicon sub-
4strate with a silica substrate, increases the characteristic
impedances of CPWs by another factor ∼ 1.7.
If high kinetic inductance is not desired, the process,
with slight adjustments, should be applicable also to Nb-
(Al)-Al2O3-Nb trilayers, where the barrier is formed by
oxidizing a thin proximized aluminum layer. We expect
that such a process yields lower leakage current below the
gap because of the more uniform self-passivating barrier.
The current density is voluntarily kept low for the ap-
plication in mind16, but can be increased by several or-
ders of magnitude by decreasing the thickness of the MgO
barrier layer17.
Finally, if only larger junction sizes are needed, the
junctions can exclusively be defined by optical lithog-
raphy, considerably reducing fabrication times. In this
case, the geometry is changed so that a counter-electrode
wire crosses a trilayer wire. This makes the junction size
insensitive to slight misalignments between the two opti-
cal lithography steps.
VI. CONCLUSION
In conclusion, we have developed a new fabrication
process for vertical NbN–MgO–NbN Josephson with self-
aligned SiN spacers allowing for very small junction ar-
eas. The measured junction current–voltage characteris-
tics show a high gap voltage and to our knowledge the
lowest subgap leakage current at these junction sizes re-
ported so far. The process allows for simultaneous fab-
rication of very large Josephson junctions and extremely
versatile passive microwave circuits with characteristic
impedances ranging from < 1Ω to > 1 kΩ .
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SUPPLEMENTARY MATERIAL: DETAILED PROCESS
PARAMETERS
A. Film deposition
NbN and MgO films are deposited in an Alcatel
SCM600 sputter tool. The NbN–MgO–NbN trilayer is
deposited in situ without exposing the sample to air be-
tween steps. Substrates are not actively heated, but their
temperature increases above ambient temperature during
the process.
NbN films prepared by reactive DC magnetron sput-
tered from a 150 mm Niobium target at 4 A and ≈ 400 V
in an atmosphere of 1.5 Pa of Ar and 0.2 Pa of N2. The
latter partially nitrates the target surface after the target
surface has been conditioned in an atmosphere containing
more nitrogen. The deposition rate is ≈ 3.3 nm s−1. For
very thin layers we rotate the sample stage over different
targets at ≈ 0.6 Hz reducing the average deposition rate
by approximately a factor 7 for a more precise control of
thickness.
The MgO barrier is RF magnetron sputtered at 450 W
in an Ar atmosphere at 1.3 Pa for 100 s, in the same
chamber as the NbN films, also with rotating sample.
For deposition of the buffer layer we increase power to
550 W, keep the sample on top of the target and use an
atmosphere of 1.25 Pa of Ar and 0.1 Pa of N2.
SI3N4 is deposited in a Corial D250L plasma enhanced
chemical vapor deposition (PECVD) tool at 280 ◦C and
200 W at a pressure of 200 Pa with flows of 100 SCCM of
SiH4, 500 SCCM of NH3 and 100 SCCM of Ar.
B. Etch parameters
Tables I, II, III give details on our etch recipes in an
Oxford Plasmalab 100 ICP etcher. The different rows of
each table correspond to the steps followed chronologi-
cally during the procedure. Landing steps are performed
to homogenize the NbN etch over the entire wafer and
are possible because MgO provides a very good etch stop.
Values in parentheses are used to start the plasma and
then quickly ramped down to the regular parameters.
The purely mechanical MgO etch steps are interleaved
with pumping and venting of the process chamber in or-
der to evacuate excess material. EPD stand for “end
point detection”, which is performed using in situ laser
reflectometry.
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